

MODEL NAME : *CKF50/CKA50*

PCB NO : *LA-E992P*

BOM P/N :

*451A7631L51*

*451A7631L52*

*451A7631L01*

*451A7631L02*

# Dell/Compal Confidential

## Schematic Document

KABYLAKE-H


N17E



*Firestar/Armani*

2017-07-25


Rev: 1.0 (A00)

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2011/08/25	Title	<i>Cover Page</i>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	<i>LA-E992P</i>
				Date:	Tuesday, July 25, 2017
				Sheet	1 of 1






*M/B*



*PWB Board*

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	DB block diagram
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-E992P
Date:		Tuesday, July 25, 2017		Sheet	3 of 3





PCI EXPRESS	DESTINATION	USB3	DESTINATION
Lane 1	Alpine Ridge - SP	7	None
Lane 2		8	None
Lane 3		9	None
Lane 4		10	None
Lane 5	LOM		
Lane 6	NGFF - WLAN + BT		
Lane 7	None		
Lane 8	None		
Lane 9	NGFF - SSD	SATA	DESTINATION
Lane 10		0A	NGFF - SSD
Lane 11		1A	None
Lane 12			
Lane 13	None	0B	None
Lane 14	None	1B	HDD
Lane 15	None	2	None
Lane 16	None	3	None

USB2	DESTINATION
1	USB JUSB3 (Left Side)
2	USB JUSB1 (Right Side)
3	USB JUSB2 (Right Side)
4	NGFF - WLAN + BT
5	None
6	None
7	CARD READER
8	Finger Print
9	Touch screen
10	None
11	None
12	CAMERA

USB3	DESTINATION
1	USB JUSB3 (Left Side)
2	USB JUSB1 (Right Side)
3	USB JUSB2 (Right Side)
4	None
5	None
6	None

DDI	DESTINATION
1	Alpine Ridge
2	Alpine Ridge
3	DP to VGA

Refer Page 36

Board ID	Resistor
X00	10K
X01	17.8K
X02	27K
X03	37.4K
A00	49.9K

Symbol Note :



CLK_PCIE	DESTINATION	CLK_REQ	DESTINATION
0	None	0	None
1	None	1	None
2	LOM	2	LOM
3	NGFF - WLAN + BT	3	NGFF - WLAN + BT
4	None	4	None
5	Alpine Ridge - SP	5	Alpine Ridge - SP
6	NGFF - SSD	6	NGFF - SSD
7	GPU	7	GPU
8	None	8	None
9	None	9	None
10	None	10	None
11	None	11	None
12	None	12	None
13	None	13	None
14	None	14	None
15	None	15	None

Table 1-3. PCH-H HSIO Detail (Lane 1-14)

SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14
H110	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	N/A	N/A	N/A	N/A	N/A	LAN Only	PCIe/ LAN	PCIe	PCIe	PCIe
H170	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
HM170/ HM175	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0/ PCIe	USB 3.0/ PCIe	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
QM170/ QM175	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0/ PCIe	USB 3.0/ PCIe	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
Z170	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0/ PCIe	USB 3.0/ PCIe	USB 3.0/ PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
B150	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	N/A	N/A	N/A	LAN Only	PCIe/ LAN	PCIe	PCIe	PCIe
Q150	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	N/A	LAN Only	PCIe/ LAN	PCIe	PCIe	PCIe
Q170	USB 3.0/ OTG	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0	USB 3.0/ PCIe	USB 3.0/ PCIe	USB 3.0/ PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe

Table 1-4. PCH-H HSIO Detail (Lane 15-26) (Sheet 1 of 2)

SKU	15 <sup>1</sup>	16 <sup>1</sup>	17	18	19 <sup>1</sup>	20 <sup>1</sup>	21	22	23	24	25	26
H110	PCIe/ LAN	PCIe	N/A	LAN Only	SATA0/ LAN	SATA1	SATA	SATA	N/A	N/A	N/A	N/A
H170	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	SATA	SATA	PCIe	PCIe
HM170/ HM175	PCIe/ LAN / SATA0	PCIe/ LAN / SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	N/A	N/A	N/A	N/A
QM170/ QM175	PCIe/ LAN / SATA0	PCIe/ LAN / SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	N/A	N/A	N/A	N/A
Z170	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe	PCIe
B150	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	SATA0	SATA1	SATA	SATA	SATA	SATA	N/A	N/A
Q150	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	SATA	SATA	SATA	SATA	N/A	N/A
Q170	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe	PCIe/ LAN	PCIe/ LAN / SATA0	PCIe/ SATA1	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe/ SATA	PCIe	PCIe



eSPI Virtual Wires (VW) (Sheet 1 of 2)

Virtual Wire	PCH Pin Direction	Reset Control	Pin Retained in PCH (For Use by Other Components)
SUS_STAT#	Output	ESPI_RESET#	No
SUS_PWRDN_ACK	Output	ESPI_RESET#	No
PLTRST#	Output	ESPI_RESET#	Yes
PME#	Input	ESPI_RESET#	No
WAKE#	Input	ESPI_RESET#	No
SMI#	Input	PLTRST#	N/A
SCI#	Input	PLTRST#	N/A
RCIN#	Input	PLTRST#	No
SLP_A#	Output	ESPI_RESET#	Yes


eSPI Virtual Wires (VW) (Sheet 2 of 2)

Virtual Wire	PCH Pin Direction	Reset Control	Pin Retained in PCH (For Use by Other Components)
SLP_S3#/SLP_S4#/ SLP_S5#/SLP_LAN#/ SLP_WLAN#	Output	DSW_PWROK	Yes

HSIO Multiplexing on PCH-H










<46> PEG\_HTX\_C\_GRX\_P0..15] PEG\_HTX\_C\_GRX\_P0..15]  
 <46> PEG\_HTX\_C\_GRX\_N0..15] PEG\_HTX\_C\_GRX\_N0..15]  
 <46> PEG\_GTX\_C\_HRX\_P0..15] PEG\_GTX\_C\_HRX\_P0..15]  
 <46> PEG\_GTX\_C\_HRX\_N0..15] PEG\_GTX\_C\_HRX\_N0..15]





<19> DMI\_CRX\_PTX\_P0 DMI\_CRX\_PTX\_P0 D8  
 <19> DMI\_CRX\_PTX\_N0 DMI\_CRX\_PTX\_N0 E8  
 <19> DMI\_CRX\_PTX\_P1 DMI\_CRX\_PTX\_P1 F6  
 <19> DMI\_CRX\_PTX\_N1 DMI\_CRX\_PTX\_N1 E6  
 <19> DMI\_CRX\_PTX\_P2 DMI\_CRX\_PTX\_P2 D5  
 <19> DMI\_CRX\_PTX\_N2 DMI\_CRX\_PTX\_N2 E5  
 <19> DMI\_CRX\_PTX\_P3 DMI\_CRX\_PTX\_P3 J8  
 <19> DMI\_CRX\_PTX\_N3 DMI\_CRX\_PTX\_N3 J9

B8 DMI\_CTX\_PRX\_P0 DMI\_CTX\_PRX\_P0 <19>  
 A8 DMI\_CTX\_PRX\_N0 DMI\_CTX\_PRX\_N0 <19>  
 C6 DMI\_CTX\_PRX\_P1 DMI\_CTX\_PRX\_P1 <19>  
 B6 DMI\_CTX\_PRX\_N1 DMI\_CTX\_PRX\_N1 <19>  
 B5 DMI\_CTX\_PRX\_P2 DMI\_CTX\_PRX\_P2 <19>  
 A5 DMI\_CTX\_PRX\_N2 DMI\_CTX\_PRX\_N2 <19>  
 D4 DMI\_CTX\_PRX\_P3 DMI\_CTX\_PRX\_P3 <19>  
 B4 DMI\_CTX\_PRX\_N3 DMI\_CTX\_PRX\_N3 <19>

TBT-AR


TBT-AR

DP to VGA





# Non-Interleave



## CFG Straps for Processor

Stall reset sequence after CPU PLL lock until de-asserted	
CFG0	<p>★ 1 = (Default) Normal Operation; No stall.</p> <p>0 = Stall.</p>



PCI EXPRESS STATIC LANE REVERSAL FOR ALL PEG PORTS	
CFG2	<p>1: Normal Operation; Lane # definition matches socket pin map definition</p> <p>★ 0: Lane Reversed</p>



Display Port Presence Strap	
CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>★ 0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>







PCIe Port Bifurcation Straps	
CFG[6:5]	<p>★ 11: (Default) x16 - Device 1 functions 1 and 2 disabled</p> <p>10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled</p> <p>01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)</p> <p>00: x8, x4, x4 - Device 1 functions 1 and 2 enabled</p>





If change to x8, need change setting.

PEG DEFER TRAINING	
CFG7	<p>★ 1: (Default) PEG Train immediately following xxRESETB de assertion</p> <p>0: PEG Wait for BIOS for training</p>





DVT2.0  
Change RH198, RH28 to 0ohm 0402 short-pad footprint.



Security Classification		Compal Secret Data	
Issued Date	2011/08/25	Deciphered Date	2012/07/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			



Title		PROCESSOR(5/7) PWR,BYPASS	
Document Number		LA-E992P	
Date:		Tuesday, July 25, 2017	
Sheet		10 of 22	

















Security Classification	Compal Secret Data			Title	 <b>PROCESSOR(7/7) VSS</b>
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer <b>LA-E992P</b>	
				Date:	Tuesday, July 25, 2017
				Sheet	13 of 72

<B> DDR\_A\_D0\_03  
<B> DDR\_A\_MA0\_13  
<B> DDR\_A\_DQS#0\_7  
<B> DDR\_A\_DQS#0\_7


Layout Note:  
Place near JDIMM1.257,259




Layout Note:  
Place near JDIMM1.258





Layout Note:  
Place near JDIMM1.255




Layout Note:  
Place near JDIMM1




DVT2.0  
Change RD31 to 0ohm 0402 short-pad footprint.



<B> DDR\_A\_CKE0  
<B> DDR\_A\_BG1  
<B> DDR\_A\_BG0  
<B> DDR\_A\_MA12  
<B> DDR\_A\_MA9  
<B> DDR\_A\_MA8  
<B> DDR\_A\_MA6  
<B> DDR\_A\_MA3  
<B> DDR\_A\_MA1  
<B> DDR\_A\_CAS0  
<B> DDR\_A\_CAS1  
<B> DDR\_A\_CAS2  
<B> DDR\_A\_CAS3  
<B> DDR\_A\_CAS4  
<B> DDR\_A\_CAS5  
<B> DDR\_A\_CAS6  
<B> DDR\_A\_CAS7  
<B> DDR\_A\_CAS8  
<B> DDR\_A\_CAS9  
<B> DDR\_A\_CAS10  
<B> DDR\_A\_CAS11  
<B> DDR\_A\_CAS12  
<B> DDR\_A\_CAS13  
<B> DDR\_A\_CAS14  
<B> DDR\_A\_CAS15  
<B> DDR\_A\_CAS16  
<B> DDR\_A\_CAS17  
<B> DDR\_A\_CAS18  
<B> DDR\_A\_CAS19  
<B> DDR\_A\_CAS20  
<B> DDR\_A\_CAS21  
<B> DDR\_A\_CAS22  
<B> DDR\_A\_CAS23  
<B> DDR\_A\_CAS24  
<B> DDR\_A\_CAS25  
<B> DDR\_A\_CAS26  
<B> DDR\_A\_CAS27  
<B> DDR\_A\_CAS28  
<B> DDR\_A\_CAS29  
<B> DDR\_A\_CAS30  
<B> DDR\_A\_CAS31  
<B> DDR\_A\_CAS32  
<B> DDR\_A\_CAS33  
<B> DDR\_A\_CAS34  
<B> DDR\_A\_CAS35  
<B> DDR\_A\_CAS36  
<B> DDR\_A\_CAS37  
<B> DDR\_A\_CAS38  
<B> DDR\_A\_CAS39  
<B> DDR\_A\_CAS40  
<B> DDR\_A\_CAS41  
<B> DDR\_A\_CAS42  
<B> DDR\_A\_CAS43  
<B> DDR\_A\_CAS44  
<B> DDR\_A\_CAS45  
<B> DDR\_A\_CAS46  
<B> DDR\_A\_CAS47  
<B> DDR\_A\_CAS48  
<B> DDR\_A\_CAS49  
<B> DDR\_A\_CAS50  
<B> DDR\_A\_CAS51  
<B> DDR\_A\_CAS52  
<B> DDR\_A\_CAS53  
<B> DDR\_A\_CAS54  
<B> DDR\_A\_CAS55  
<B> DDR\_A\_CAS56  
<B> DDR\_A\_CAS57  
<B> DDR\_A\_CAS58  
<B> DDR\_A\_CAS59  
<B> DDR\_A\_CAS60  
<B> DDR\_A\_CAS61  
<B> DDR\_A\_CAS62  
<B> DDR\_A\_CAS63  
<B> DDR\_A\_CAS64  
<B> DDR\_A\_CAS65  
<B> DDR\_A\_CAS66  
<B> DDR\_A\_CAS67  
<B> DDR\_A\_CAS68  
<B> DDR\_A\_CAS69  
<B> DDR\_A\_CAS70  
<B> DDR\_A\_CAS71  
<B> DDR\_A\_CAS72  
<B> DDR\_A\_CAS73  
<B> DDR\_A\_CAS74  
<B> DDR\_A\_CAS75  
<B> DDR\_A\_CAS76  
<B> DDR\_A\_CAS77  
<B> DDR\_A\_CAS78  
<B> DDR\_A\_CAS79  
<B> DDR\_A\_CAS80  
<B> DDR\_A\_CAS81  
<B> DDR\_A\_CAS82  
<B> DDR\_A\_CAS83  
<B> DDR\_A\_CAS84  
<B> DDR\_A\_CAS85  
<B> DDR\_A\_CAS86  
<B> DDR\_A\_CAS87  
<B> DDR\_A\_CAS88  
<B> DDR\_A\_CAS89  
<B> DDR\_A\_CAS90  
<B> DDR\_A\_CAS91  
<B> DDR\_A\_CAS92  
<B> DDR\_A\_CAS93  
<B> DDR\_A\_CAS94  
<B> DDR\_A\_CAS95  
<B> DDR\_A\_CAS96  
<B> DDR\_A\_CAS97  
<B> DDR\_A\_CAS98  
<B> DDR\_A\_CAS99  
<B> DDR\_A\_CAS100




All VREF traces should  
have 10 mil trace width






Layout Note:  
Place near JDIMM2.255




The diagram shows a power plane for +1.2V\_DDR. It consists of a series of decoupling capacitors connected between a 1.2V supply and ground. The capacitors are labeled CD19, CD20, CD21, CD22, CD23, CD24, CD25, CD26, CD27, CD28, CD29, CD30, CD31, CD32, CD33, CD34, CD35, CD36, CD37, CD38, CD39, CD40, CD41, CD42, CD43, CD44, CD45, CD46, CD47, CD48, CD49, CD50, CD51, CD52, CD53, CD54, CD55, CD56, CD57, CD58, CD59, CD60, CD61, CD62, CD63, CD64, CD65, CD66, CD67, CD68, CD69, CD70, CD71, CD72, CD73, CD74, CD75, CD76, CD77, CD78, CD79, CD80, CD81, CD82, CD83, CD84, CD85, CD86, CD87, CD88, CD89, CD90, CD91, CD92, CD93, CD94, CD95, CD96, CD97, CD98, CD99, CD100, CD101, CD102, CD103, CD104, CD105, CD106, CD107, CD108, CD109, CD110, CD111, CD112, CD113, CD114, CD115, CD116, CD117, CD118, CD119, CD120, CD121, CD122, CD123, CD124, CD125, CD126, CD127, CD128, CD129, CD130, CD131, CD132, CD133, CD134, CD135, CD136, CD137, CD138, CD139, CD140, CD141, CD142, CD143, CD144, CD145, CD146, CD147, CD148, CD149, CD150, CD151, CD152, CD153, CD154, CD155, CD156, CD157, CD158, CD159, CD160, CD161, CD162, CD163, CD164, CD165, CD166, CD167, CD168, CD169, CD170, CD171, CD172, CD173, CD174, CD175, CD176, CD177, CD178, CD179, CD180, CD181, CD182, CD183, CD184, CD185, CD186, CD187, CD188, CD189, CD190, CD191, CD192, CD193, CD194, CD195, CD196, CD197, CD198, CD199, CD200, CD201, CD202, CD203, CD204, CD205, CD206, CD207, CD208, CD209, CD210, CD211, CD212, CD213, CD214, CD215, CD216, CD217, CD218, CD219, CD220, CD221, CD222, CD223, CD224, CD225, CD226, CD227, CD228, CD229, CD230, CD231, CD232, CD233, CD234, CD235, CD236, CD237, CD238, CD239, CD240, CD241, CD242, CD243, CD244, CD245, CD246, CD247, CD248, CD249, CD250, CD251, CD252, CD253, CD254, CD255, CD256, CD257, CD258, CD259, CD260, CD261, CD262, CD263, CD264, CD265, CD266, CD267, CD268, CD269, CD270, CD271, CD272, CD273, CD274, CD275, CD276, CD277, CD278, CD279, CD280, CD281, CD282, CD283, CD284, CD285, CD286, CD287, CD288, CD289, CD290, CD291, CD292, CD293, CD294, CD295, CD296, CD297, CD298, CD299, CD300, CD301, CD302, CD303, CD304, CD305, CD306, CD307, CD308, CD309, CD310, CD311, CD312, CD313, CD314, CD315, CD316, CD317, CD318, CD319, CD320, CD321, CD322, CD323, CD324, CD325, CD326, CD327, CD328, CD329, CD330, CD331, CD332, CD333, CD334, CD335, CD336, CD337, CD338, CD339, CD340, CD341, CD342, CD343, CD344, CD345, CD346, CD347, CD348, CD349, CD350, CD351, CD352, CD353, CD354, CD355, CD356, CD357, CD358, CD359, CD360, CD361, CD362, CD363, CD364, CD365, CD366, CD367, CD368, CD369, CD370, CD371, CD372, CD373, CD374, CD375, CD376, CD377, CD378, CD379, CD380, CD381, CD382, CD383, CD384, CD385, CD386, CD387, CD388, CD389, CD390, CD391, CD392, CD393, CD394, CD395, CD396, CD397, CD398, CD399, CD400, CD401, CD402, CD403, CD404, CD405, CD406, CD407, CD408, CD409, CD410, CD411, CD412, CD413, CD414, CD415, CD416, CD417, CD418, CD419, CD420, CD421, CD422, CD423, CD424, CD425, CD426, CD427, CD428, CD429, CD430, CD431, CD432, CD433, CD434, CD435, CD436, CD437, CD438, CD439, CD440, CD441, CD442, CD443, CD444, CD445, CD446, CD447, CD448, CD449, CD450, CD451, CD452, CD453, CD454, CD455, CD456, CD457, CD458, CD459, CD460, CD461, CD462, CD463, CD464, CD465, CD466, CD467, CD468, CD469, CD470, CD471, CD472, CD473, CD474, CD475, CD476, CD477, CD478, CD479, CD480, CD481, CD482, CD483, CD484, CD485, CD486, CD487, CD488, CD489, CD490, CD491, CD492, CD493, CD494, CD495, CD496, CD497, CD498, CD499, CD500, CD501, CD502, CD503, CD504, CD505, CD506, CD507, CD508, CD509, CD510, CD511, CD512, CD513, CD514, CD515, CD516, CD517, CD518, CD519, CD520, CD521, CD522, CD523, CD524, CD525, CD526, CD527, CD528, CD529, CD530, CD531, CD532, CD533, CD534, CD535, CD536, CD537, CD538, CD539, CD540, CD541, CD542, CD543, CD544, CD545, CD546, CD547, CD548, CD549, CD550, CD551, CD552, CD553, CD554, CD555, CD556, CD557, CD558, CD559, CD560, CD561, CD562, CD563, CD564, CD565, CD566, CD567, CD568, CD569, CD570, CD571, CD572, CD573, CD574, CD575, CD576, CD577, CD578, CD579, CD580, CD581, CD582, CD583, CD584, CD585, CD586, CD587, CD588, CD589, CD590, CD591, CD592, CD593, CD594, CD595, CD596, CD597, CD598, CD599, CD600, CD601, CD602, CD603, CD604, CD605, CD606, CD607, CD608, CD609, CD610, CD611, CD612, CD613, CD614, CD615, CD616, CD617, CD618, CD619, CD620, CD621, CD622, CD623, CD624, CD625, CD626, CD627, CD628, CD629, CD630, CD631, CD632, CD633, CD634, CD635, CD636, CD637, CD638, CD639, CD640, CD641, CD642, CD643, CD644, CD645, CD646, CD647, CD648, CD649, CD650, CD651, CD652, CD653, CD654, CD655, CD656, CD657, CD658, CD659, CD660, CD661, CD662, CD663, CD664, CD665, CD666, CD667, CD668, CD669, CD670, CD671, CD672, CD673, CD674, CD675, CD676, CD677, CD678, CD679, CD680, CD681, CD682, CD683, CD684, CD685, CD686, CD687, CD688, CD689, CD690, CD691, CD692, CD693, CD694, CD695, CD696, CD697, CD698, CD699, CD700, CD701, CD702, CD703, CD704, CD705, CD706, CD707, CD708, CD709, CD710, CD711, CD712, CD713, CD714, CD715, CD716, CD717, CD718, CD719, CD720, CD721, CD722, CD723, CD724, CD725, CD726, CD727, CD728, CD729, CD730, CD731, CD732, CD733, CD734, CD735, CD736, CD737, CD738, CD739, CD740, CD741, CD742, CD743, CD744, CD745, CD746, CD747, CD748, CD749, CD750, CD751, CD752, CD753, CD754, CD755, CD756, CD757, CD758, CD759, CD760, CD761, CD762, CD763, CD764, CD765, CD766, CD767, CD768, CD769, CD770, CD771, CD772, CD773, CD774, CD775, CD776, CD777, CD778, CD779, CD780, CD781, CD782, CD783, CD784, CD785, CD786, CD787, CD788, CD789, CD790, CD791, CD792, CD793, CD794, CD795, CD796, CD797, CD798, CD799, CD800, CD801, CD802, CD803, CD804, CD805, CD806, CD807, CD808, CD809, CD810, CD811, CD812, CD813, CD814, CD815, CD816, CD817, CD818, CD819, CD820, CD821, CD822, CD823, CD824, CD825, CD826,

**DVT1.0**  
**Change to SF000003100 OS-CON Cap.**




All VREF traces should have 10 mil trace width





DEREN 40-42271-26001RH

Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b>	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	<b>DDRIII DIMMB</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL INFORMATION. NO REPRODUCTION OR DISSEMINATION OF ANY KIND IS PERMITTED WITHOUT THE COMPLETE WRITTEN CONSENT OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	<b>LA-E992P</b>
Date	Tuesday, July 25, 2017			Sheet	15 of 15









DVT1.0  
Change RH557 BS to AMN@.  
Change RH558 BS to FSTR@.

PROJECT ID	PROJECT ID1 (GPP_G22)	TPM ID	PROJECT ID2 (GPP_G23)
Firestar	0	SW TPM	0
Armani	1	HW TPM	1



### DisplayPort\* Disabling and Termination Guidelines

Port	Strap	How to Enable Port?	How to Disable Port?
Port B	DDPB_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port C	DDPC_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect
Port D	DDPD_CTRLDATA	Pull up to 3.3 V with 2.2-kΩ ±5% resistor	No Connect

Security Classification

Issued Date

2011/08/25

Deciphered Date

2012/07/25

Compal Secret Data

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.

PCH (1/8) SATA,HDA

LA-E992P

Title

Document Number

Date






Tuesday, July 25, 2017

Sheet

16

of

27




**DVT1.0**  
Add RH582 BOM option for LA-E991P and LA-E992P EA difference.




## SPI ROM FOR ME ( 16MByte )

**DVT2.0**  
Change RH101 to 0ohm 0402 short-pad footprint.




**DVT1.0**  
Change UH8 to SA000060300 due to SA00005VV10 and SA00008KK00 EOL



**Need SW confirm!!!**

**Pilot**  
Change DH1 footprint to AZ5125-01HPR7G\_SOD523-2



**Reserve for ESD**




**PCH**






**SPI ROM**

**Close to UH8**


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	PCH (2/8) SMBUS, CLK, SPI, PCH
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date: Tuesday, July 25, 2017	Sheet 17 of 17








RH552	UMA@	RH551	N17P_G0@	RH552	N17E_G1@	RH551	N17P_G1@
10K_0402_5%		10K_0402_5%		10K_0402_5%		10K_0402_5%	
SD028100280		SD028100280		SD028100280		SD028100280	
RH554	UMA@	RH554	N17P_G0@	RH553	N17E_G1@	RH553	N17P_G1@
10K_0402_5%		10K_0402_5%		10K_0402_5%		10K_0402_5%	
SD028100280		SD028100280		SD028100280		SD028100280	























<p>RH548 EVT@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH550 EVT@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>
<p>RH547 DVT1@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH550 DVT1@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>
<p>RH548 DVT2@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH549 DVT2@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>
<p>RH547 PILOT@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>	<p>RH549 PILOT@</p>  <p>10K_0402_5%</p> <p><b>SD028100280</b></p>



<b>Compal Electronics, Inc.</b>				
Title		<b>PCH (5/8) GPIO, CPU, MISC</b>		
IDENTIFICATION OF R&D PROJECT	Document Number			
		<b>LA-E992P</b>		
Date:	Tuesday, July 25, 2017	Sheet	20	of 27




The diagrams show the following components and instructions:




- +1V\_PCH\_CLK5:** CH179, 22u 0402, 6.3V6K. *Close to K2,K3*
- +1V\_MPHY\_MPHYPLL:** CH180, 22u 0402, 6.3V6K. *Close to A43,B43*
- +1V\_MPHY:** CH182, 22u 0603, 6.3V6M; CH181, 10u 0402, 6.3V6M. *Close to U21,U23*
- +1V\_PCH\_USBPLL:** CH183, 22u 0402, 6.3V6K; CH201, 22u 0603, 6.3V6M. *Close to AJ5,AL5*
- +1V\_PCH\_AZPLL:** CH203, 0.1u 0402, 10V6K. *Close to AN19*
- +1V\_VCCDSW:** CH176, 1u 0402, 6.3V6K. *Close to BA29*
- +3V\_PCH\_AZIO:** CH200, 0.1u 0402, 10V6K. *Close to BA15*
- +DGPRTC:** CH170, 0.1u 0402, 10V6K. *Close to BA26*
- +3VS:** CH188, 1u 0402, 6.3V6K. *Close to AD13*
- +RTCVCC:** CH173, 1u 0402, 6.3V6K; 0.1u 0402, 10V6K. *Close to BA22*
- +3VALW:** CH186, 0.1u 0402, 10V6K. *Close to BA20*
- +3V\_PCH\_AZIO:** RH543, 0.0402 5%. *Close to BA15*
- +3V\_HDA:** RF@, 0.5P 0402, 50V8C; CH213, 0.0402 5%. *Close to BA15*
- +1V\_MPHY:** RH544, 0.0402 5%. *Close to V28*
- +1V\_APLLBB:** RF@, 0.5P 0402, 50V8C; CH214, 0.0402 5%. *Close to AD41*
- +3VALW:** CH190, 0.1u 0402, 10V7K. *Close to W15*
- +3V\_PCH\_DSW:** CH182, 1u 0402, 6.3V6K. *Close to AN5*
- +3VALW:** CH189, 0.1u 0402, 10V7K. *Close to BC42,BD40*
- +3VALW:** CH192, 0.1u 0402, 10V7K. *Close to AJ41,AL41*
- +3VALW:** CH191, 0.1u 0402, 10V7K. *Close to AJ41,AL41*

**DVT2.0 Change RH543 to 0ohm 0402 short-pad footprint.**

**DVT2.0 Change RH544 to 0ohm 0402 short-pad footprint.**












Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/08/25	Deciphered Date	2012/07/25	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PCH (6/8) PWR
					Document Number
					LA-E992P
Date:		Tuesday, July 25, 2017		Sheet	21 of 27



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2011/08/25		Deciphered Date		2012/07/25		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PCH (8/8) VSS			
						Document Number		LA-E992P	
						Date:		Tuesday, July 25, 2017	
						Sheet		22 of 22	



# Main Func = Audio



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2015/07/15	Deciphered Date	2016/07/31	CODEC ALC3246	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date:	Tuesday, July 25, 2017
				Sheet	23 of 23





# Main Func = Audio


**Layout Note:**  
Speaker trace width >40mil @ 2W4ohm speaker power

**Need to check Speaker pin define**


## Speaker




## Universal Jack



**Pilot**  
Change connect CA42.2, CA43.2, CA60.2, CA61.2 from GND to AGND.  
Change CA60, CA61 BS from EMI@ to @EMI@ reserve for EMI.




**SINGA\_2SJ3095-106111F**




Security Classification	Compal Secret Data		Title	
Issued Date	2015/07/15	Deciphered Date	2016/07/31	Document Number


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		SPKR/JACK	
LA-E992P		Date: Tuesday, July 25, 2017	




### *Fuse for Backlight*



### Connector for Keyboard Backlight




### *Lid Switch*




**Pilot**  
Change UE3 from SA00009CB00 TCS40DLR to SA0000A0500 YB8251PST23

### Connector for Keyboard










































































































**DVT1.0**  
**Change to symbol ACES\_50699-03001-P01**


**Connector for Touch Finger Print module. (Cancel)**




**DVT1.0**  
**Remove Finger print connector and component.**

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b>                                           	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title	<b>KB/Lid/Finger Print</b>                                           
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	<b>LA-E992P</b>                                       


## Touch pad



## RTC Battery non- Charge Function




## PWM FAN



Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	FAN/TP/KB/PWR SW	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date		Tuesday, July 25, 2017	
				Sheet 26 of 27	




## Thermal Sensor




REMOTE1,2 (+/-) :  
Trace width/space:10/10 mil  
Trace length:<8"

## OTP Thermistor




## TPM


**DVT1.0**  
Add RTPM5 BOM option for LA-E991P and LA-E992P EA difference.



**DVT2.0**  
Change RTPM11 to 0ohm  
0402 short-pad footprint.




**DVT2.0**  
Change RTPM6 to 0ohm  
0402 short-pad footprint.



**DVT1.0**  
Change TPM to NPCT650VBCYX with new FW version.




Place CZ95,CZ96 as close as UTPM.1



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	Thermal Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date	Tuesday, July 25, 2017
				Sheet	27 of 27





M.2 Key-E (WLAN + BT)



Key-E Debug Card Socket

	Standard NGFF pin define	Debug Card NGFF pin define
3.3VAUX	2, 4, 72, 74	2, 4, 56, 58
GND	1, 7, 18, 33, 39, 45, 51, 57, 63, 69, 75	1, 7, 10, 17, 23, 29, 35, 41, 47, 53, 59
NGFF_UART_TX	22	14
NGFF_UART_RX	32	16
EC_TX_P80DATA	38	22
EC_RX_P80CLK	40	24
PLT_RST#	52	36
NGFF_I2C_DATA	58	42
NGFF_I2C_CLK	60	44

**Pilot**  
**Change RZ36 to 0805**  
**0ohm short-pad footprint.**




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2011/08/25	Deciphered Date		2012/07/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADECHKA DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	SSD/HDD
				Document Number	LA-E992P
Date:		Tuesday, July 25, 2017		Sheet	29 of 30






## USB Power Switch



## USB3.0 / USB2.0 Right Side



## USB3.0 / USB2.0 Right Side






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB conn.	
				LA-E992P	
				Date: Tuesday, July 25, 2017	
				Sheet 32 of 32	

# LOM + RJ45

+LAN\_IO rising time : >1ms and <100ms

DVT2.0  
Remove DL1, DL2




## 6.8. GPO Pin

Table 8. GPO Pin


Symbol	Type	Pin No	Description
GPO/LED1	I/O	26	General Purpose Input/Output Pin (1.8V/3.3V compatible input, 3.3V output only). The setting is changed from the register. Only one function (LED1 or GPIO) may be selected at one time (default: LED1). Power Saving Feature: Output pin. Link OK Feature: Output pin. PHY Disable Mode (active low): Input pin.

Note: The LED1 pin can be changed to a GPO pin. The setting is changed from the register. Only one function (LED1 or GPIO) may be selected at one time (Default: LED1).



Main SP050006800 S X'FORM\_NS892407 1G MHPC  
2nd SP050006B10 S X'FORM\_GST5009-E LF LAN BOTHHAND  
3rd SP050006F00 S X'FORM\_IH-160 LAN TAIMAG


DVT2.0  
Change SP050006800 as main source.



DVT2.0  
Remove SP050009200  
BOM option.

Security Classification		Compal Secret Data		Title	
Issued Date	2013/08/01	Deciphered Date	2014/07/31	LAN RTL8111GUS-CG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date	Tuesday, July 25, 2017
				Sheet	33 of 33


# Card Reader




Security Classification		Compal Secret Data		Compal Electronics, Inc	
Issued Date	2015/09/01	Deciphered Date	2016/09/01	Title	Crad Reader RTS5176E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date:	Tuesday, July 25, 2017
				Sheet	34 of 37







# Main Func = DP to VGA Converter



**Note:**  
CG3, CG4, CG6, CG8, CG15  
need to place to Chip




**CRT RGB**  
**CRT H/VSNC**  
**CRT SMBUS**




Security Classification		Compal Secret Data		Compal Electronics, Inc	
Issued Date	2015/09/01	Deciphered Date	2016/09/01	Title	DP to VGA Converter
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date:	Tuesday, July 25, 2017
				Sheet	35 of 37




## LED Board Connector




## Screw Hole




## PWR BOARD Connector



## Touch Finger Print module.




## Power Button & LED (Reserve)



Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	TPM/BTB conn.	LA-E992P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date		Tuesday, July 25, 2017		Sheet 37 of 77	









+3VALW  
RT97 1 2 0.0402 5%  
Pilot  
Change RT97 to 0ohm  
0402 short-pad footprint.


+3VALW  
RT95 1 2 0.0603 5%  
+3VS\_TBT\_SX  
RT124 1 TBT@ 2 0.0603 5%  
Follow Berlinda



Security Classification	Compal Secret Data	Document Number	Title
Issued Date	2016/01/06	Deciphered Date	2016/09/18
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		LA-E992P	Thunderbolt (2/2)
Date:	Tuesday, July 25, 2017	Sheet	40 of 40







c. GPIO 8 (CONFIG) is a dedicated GPIO that must have a pull-up and pull-down resistor option included in the HW design.  
When R2D has a SPI Flash Connected, the safest option is to use the "Infinite Retry" setting, which will prevent from loading an incorrect configuration. For this setting, GPIO 8 needs to be pulled to LDO\_3V3, which effectively removes the divider (DIV = 1).







Figure 78. Factory Configuration Resistor Divider

Table 13. Factory Device Configuration Selection			
DIV = R2/(R1+R2) <sup>(1)</sup>		Factory Device Configuration	Description
DIV_min	DIV_max		
0.70	1.00	7	Infinite boot retry from Flash to Host I/F cycles.




EMI Clip




Security Classification		Compal Secret Data	
Issued Date	2016/01/06	Deciphered Date	2016/09/18
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Title	
		PD+USB3.1 type C	
		LA-E992P	
		Date: Tuesday, July 25, 2017	


**+5VALW to +5VS**  
**+3VALW to +3VS**



**Close UZ1**




**+VCCST Load Switch**



**DVT1.0**


Add RZ111 connect to SIO\_SLP\_S4#  
 Add RZ112(@) connect to SIO\_SLP\_S3#  
 Add net VCCST\_EN

**eDP Load Switch**



**DVT1.0**  
 Change DV3 to SCS00003800.

**B+ Discharge**




Security Classification		Compal Secret Data		Title	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Tuesday, July 25, 2017	
				Sheet 42 of 42	

**Compal Electronics, Inc.**


**SYS DC/DC Interface**

**LA-E992P**


## +VCCSTG Load Switch




## +1.2V\_DDR Enable




## +VCCPLL\_OC Load Switch




## +VCCIO Enable



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/08/25	Deciphered Date	2012/07/25	Title	DC/DC/S0iX/CS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date	Tuesday, July 25, 2017
				Sheet	43 of 43







**JHDM1**




Pin	Signal	Pin	Signal
19	HP_DET	20	GND1
18	+5V	21	GND2
17	DDC/CEC_GND	22	GND3
16	SDA	23	GND4
15	SCL		
14	Reserved		
13	CEC		
12	CK-		
11	CK_shield		
10	CK+		
9	D0-		
8	D0_shield		
7	D0+		
6	D1-		
5	D1+		
4	D1_shield		
3	D1+		
2	D1-		
1	D2_shield		
	D2+		
	D2+		

CONN@

CONCNR\_099A3ACT19JBLCNF

**DC232003400**

# Eletro-X





		22uF	10uF	4.7uF	1uF	0.1uF
PEX_DVDD	1	1	2	4		
PEX_HVDD	1	2	2	4		

Function Description



GPIO Number	I/O	GPIO Name	Function Description
GPIO0	O	NVDD_PWM	PWM Output to control NVDD(0 to 1V8 PWM output)
GPIO1	O	GC6M-GC6_FB_EN	FB Enable for GC6 2.1
GPIO2	I	GC6M-GPU_EVENT*/WAKE*	GPU wake signal for GC6 2.1
GPIO3	O	NVDD_PWM	For MAX-C detection
GPIO4	O	GC6M-1V8_MAIN_EN	GPU power sequencing for GC6 2.1
GPIO5	I	FRM_CLK*	Active low Frame Lock
GPIO6	O	NVDD_PSI*/NVDD_PSI*	Phase Shedding(Optional, check with VR Spec)
GPIO7	O	LCD_BL_PWM	Panel Backlight enable control signal to turn on a logo LED
GPIO8	O	MEM_VDD_CTL	Memory voltage control
GPIO9	I/O	THERM_ALERT*	Active Low Thermal Alert
GPIO10	O	MEM_VREF_CTL	Memory VREF Control
GPIO11	O	LCD_VDD	Panel Power enable(100 kD PD)
GPIO12	I	PWM_LEVEL	AC power detect for PWR supply overdraw input
GPIO13	O	LCD_BLEN	LCD Panel Backlight
GPIO14	I	HPD_IPFA*	Hot Plug Detect for IPFA(Inverted input)
GPIO15	I	HPD_IPFB*	Hot Plug Detect for IPFB(Inverted input)
GPIO16	O	GC6M-SYS_PEX_RST_MON*	System side PCIe reset monitor
GPIO17	I	HPD_IPFD*	Hot Plug Detect for IPFD(Inverted input)
GPIO18	I	HPD_IPFE*	Hot Plug Detect for IPFE(Inverted input)
GPIO19	O	3D_Vision_I2C_SIGNAL	3D Vision I2C Signal
GPIO20	I/O	GC6_MODE	Phase Shedding(Optional, check with VR Spec)
GPIO21	I/O	RASTER_SYNC0	Input when master GPU or Output when Slave GPU(100K PD)
GPIO22	I/O	SWAP_RDY0 or SWAPRDY_IN	SLI SWAP Ready OUT
GPIO23	I/O	GC6M-GPU_PEX_RST_HOLD*	GPU PCIe self-reset control
GPIO24	I	HPD_IPFE*	Hot Plug Detect for IPFE(Inverted input)
GPIO25	I/O	UNUSED	
GPIO26	I/O	UNUSED	
GPIO27	I	HPD_IPFC*	Hot Plug Detect for IPFC(Inverted input)
GPIO28	I	OC_WARN*/JHT	Over current throttling trigger
GPIO29	I	EDPC_OUTPUT_CAP	Input from power supply(0 to 1V8)
GPIO30	I/O	UNUSED	

Security Classification	Compal Secret Data		Title	
Issued Date	2016/01/06	Deciphered Date	2016/09/18	NITE-G1(1/6) PCIE GPIO
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				






	22uF	10uF	4.7uF	1uF	0.1uF
IFPx_IOVDD			3	1	6
IFPx_PLLVDD					1









Security Classification		Compal Secret Data		Title	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Rev	1.00
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THIS DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. WITHIN THIS SHEET FOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Customer	1.00
				Date	2015.09.25.2017
				Sheet	49 of 77







Total Display Links (HDMI, DP or DVI)			See This Row of Table 5.5
Total Enabled for Audio (HDMI, DP or DVI)		Is IFPD used? (Only supports eDP.)	
3	2		
3	2	YES	12
2	2	NO	12
2	1	YES	8
1	1	NO	8

Row Index	Strap Pins <small>see Note</small>			Resulting SORx_EXPOSED Enablements			
	ROM_SO	ROM_SI	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
8	H	H	H	ENABLED	disabled	disabled	disabled

DEVID_SEL	
Low	Original Device ID
High	Re-brand Device ID

VGA_DEVICE	
Low	3D Device
High	VGA Device


PCIE_CFG	
Low	Normal signal swing
High	Reduce the signal amplitude

10/25 Need check high(SOIC or WSON)


N17E-G1 VRAM	Strap0	Strap1	Strap2	Strap3	Strap4	Strap5	RAMCFG
SAMSUNG , K4G80325FB-HC25	L	L	L	H	L	L	0
MICRON , MT51J256M32HF-80:A	H	L	L	H	L	L	1
HYNIX , H5GQ8H24MJR-R4C	L	H	L	H	L	L	2

Memory Density	Allowed Memory Configuration	FBVDD/Q	Vendor	Manufacturer Part Number	Die Revision	Strap	Memory Speed Grade	Date Code Alert	Qual Plan	Status
8 Gb	256Mx32	1.35V and 1.55V <sup>2</sup>	Samsung	K4G80125B-HC25	B-die	0x0	8 Gbps	N/A	Full	Production ready
		1.35V and 1.5V <sup>2</sup>	Micron	MT512J256M32HF-80:A	A-die	0x1	8 Gbps	N/A	Full	Production ready
		1.35V and 1.55V <sup>2</sup>	Hynix	H5GQ8H24MJR-R4C	M-die	0x2	8 Gbps	N/A	Full	Post production ready


Strap Pins see Note			RAMCFG Setting Number
STRAP2	STRAP1	STRAP0	(see Memory RVL for memory configs corresponding to these numbers)
L	L	L	0 (0x0000)
L	L	H	1 (0x0001)
L	H	L	2 (0x0002)
L	H	H	3 (0x0003)
H	L	L	4 (0x0004)
H	L	H	5 (0x0005)
H	H	L	6 (0x0006)
H	H	H	7 (0x0007)
L	L	M	8 (0x0008)
L	M	L	9 (0x0009)
L	M	H	10 (0x000A)
L	H	M	11 (0x000B)
M	L	L	12 (0x000C)
M	L	H	13 (0x000D)






	47uF	22uF	10uF	4.7uF	1uF	0.1uF
VID_PLLVDD	1		1			1
SP_PLLVDD GPCPLL_AVDD		1				6















MODEL NAME : CKF50/CKA50


PCB NO : LA-E992P

Bom  
Structure




PCB CKA50 LA-E992P LS-E992P/E993P 02  
DAZZ1J00310

CPU



KBL-H\_QLM5  
SA0000AD70L



KBL-H\_QLM7  
SA0000AD80L



KBL-H\_SR32Q  
SA0000AD72L



KBL-H\_SR32S  
SA0000AD82L

PCH



PCH\_QLF9  
SA0000ADB0L



PCH\_SR30W  
SA0000ADB2L

GPU



N17E-G1-A1  
SA00009PM1L

Samsung 6G X7673331L07 : S6G@



K4G80325FB-HC25  
S6G@  
SA00009TA1L



K4G80325FB-HC25  
S6G@  
SA00009TA1L



K4G80325FB-HC25  
S6G@  
SA00009TA1L




K4G80325FB-HC25  
S6G@  
SA00009TA1L



K4G80325FB-HC25  
S6G@  
SA00009TA1L



K4G80325FB-HC25  
S6G@  
SA00009TA1L



100K\_0402\_1%  
S6G@  
SD034100380



100K\_0402\_1%  
S6G@  
SD034100380



100K\_0402\_1%  
S6G@  
SD034100380

Micron 6G X7673331L09 : M6G@



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



MT51J256M32HF-80-A  
M6G@  
SA00009T11L



100K\_0402\_1%  
M6G@  
SD034100380



100K\_0402\_1%  
M6G@  
SD034100380



100K\_0402\_1%  
M6G@  
SD034100380

Hynix 6G X7673331L08 : H6G@



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



H5GQ8H24MJR-R4C  
H6G@  
SA00009TM1L



100K\_0402\_1%  
H6G@  
SD034100380



100K\_0402\_1%  
H6G@  
SD034100380



100K\_0402\_1%  
H6G@  
SD034100380


X43	431A7631L51	431A7631L52	431A7631L01	431A7631L02
	SMT MB AE992 CKF50 KBL I5 N17EG1 6G	SMT MB AE992 CKF50 KBL I7 N17EG1 6G	SMT MB AE992 CKA50 KBL I7 N17EG1 PTT 6G	SMT MB AE992 CKA50 KBL I5 N17EG1 PTT 6G
PCB P/N	PCB@	V	V	V
Project ID	FSR@	V	V	V
CPU P/N	I5_MP@	V	V	V
	I7_MP@	V	V	V
	I5_QLM7@	V	V	V
PCH P/N	SR30W@	V	V	V
	QLF9@	V	V	V
GPU ID Model ID	UMA@	V	V	V
	N17P_G0@	V	V	V
	N17P_G1@	V	V	V
N17E GPU	N17E_G1@	V	V	V
	N17E_G2@	V	V	V
Phase ID Board ID	PILOT@	V	V	V
	DVT1@	V	V	V
	DVT2@	V	V	V
TBT	TBT@	V	V	V
TPS5592D	PD@	V	V	V
PS8409	PS8409@	V	V	V
DIP to VGA	VGA@	V	V	V
Free Fall sensor	FFS@	V	V	V
TPM	TPM@	V	V	V
ES91E392	991@TPM@	V	V	V
TPM Option	992@TPM@	V	V	V
USB3.0 re-driver	PARADE@	V	V	V
Touch Screen	TS@	V	V	V
XDP	XDP@	V	V	V
Debug LED&Button	DEBUG@	V	V	V
USB Port 100u Cap	RS24@	V	V	V
Connector	CONN@	V	V	V
Reserve	@N17E@	V	V	V
	@PS8409@	V	V	V

X4E	X4EA7631L51	X4EA7631L01
	SMT EMC FOR EE N17E AE992 CKF50	SMT EMC FOR EE N17E AE992 CKA50
Touch FP with power button	FP1@EMI@	V
General EMI	FP1@ESD@	V
General ESD	EMI@	V
TBT	TBT@EMI@	V
PD-TPS5592D	PD@ESD@	V
Touch Screen	TS@EMI@	V
RF	TS@ESD@	V
VGA EMI	RF@	V
991 FCH SPI CLK	VGA@EMI@	V
992 FCH SPI CLK	991@EMI@	V
Reserve	992@EMI@	V
	@EMI@	V
	@ESD@	V
	@RF@	V
	@TS@EMI@	V


X76	X7673331L07	X7673331L08	X7673331L09
	ALT. GROUP PARTS SAMSUNG 6G VRAM CKA50	ALT. GROUP PARTS HYNIX 6G VRAM CKA50	ALT. GROUP PARTS MICRON 6G VRAM CKA50
S6G@	√		
H6G@		√	
M6G@			√







		<b>Compal Electronics, Inc.</b>	
Title		<b>PWR_CHARGER</b>	
Size	Document Number	<b>LA-E992P</b>	
Date:	Thursday, July 26, 2012	Sheet	60 of 60



$$3.3V \times 5.823A = 19.22W$$

$$19.22 / 0.85 / 12 = 1.88A$$


$$5V \times 10.34A = 51.7W$$

$$51.7 / 0.85 / 12 = 5.07A$$

$$1.88A + 3.71A = 5.59A$$

POK need pull high, it will pull high on VS transfer circuit

Output capacitor ESR need follow below equation to make sure feed back loop stability  
 $ESR = 20mV \times L \times f_{sw} / 2V$



3.3VALWP		
TDC=5.823A		
Peak Current 8.318A		
OCP current 9.8A		
FSW=475kHz		
	TYP	MAX
H/S Rds(on) :	8.2mohm	10.5mohm
L/S Rds(on) :	4mohm	5mohm
	TYP	MAX
Rdc :	14mohm	15mohm

$$OVP = V_{out} \times (112.5\% \sim 117.5\%)$$

$$OCP = V_{trip} / R_{dson} + I_{ripple} / 2$$

$$V_{trip} = I_{cs}(\min) \times R_{cs} / 8 + 1mV$$

$$V_{cs} = I_{cs} \times R_{cs} \text{ should be in the range of } 0.2 \sim 2V$$

$$V_{out} = V_{FB} \times (1 + R_{top} / R_{bot})$$

$$V_{FB} = 2V$$


5VALWP		
TDC=10.34A		
Peak Current=14.77A		
OCP current 17.8A		
FSW=400kHz		
	TYP	MAX
H/S Rds(on) :	8.2mohm	10.5mohm
L/S Rds(on) :	4mohm	5mohm
	TYP	MAX
Rdc :	14mohm	15mohm

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/2/11	Deciphered Date	2014/2/11	Title	PWR-3.3VALWP/5VALWP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date:	Tuesday, July 25, 2017
				Sheet	61 of 72

Input Current: 0.935A  
 $1.2V \times 7.95A / 0.85 / 12V = 0.935$

Pin19 need pull separate from +1.2VP.  
 If you have +1.2V and +0.6V sequence question,  
 you can change from +1.2VP to +1.2VS.

0.6VSP  
 TDC 1.05A  
 Peak Current 1.5A



1.2VP  
 TDC=7.95A  
 Ipeak=11.356A  
 OCP=15A  
 Switching Frequency: 550kHz  
 TYP MAX  
 DCR : 6.7mohm 7.4mohm

OVP: 110%~120%  
 VFB=0.75V, Vout=1.2V  
 TYP MAX  
 H/S Rds(on) : 22.7mohm 32mohm  
 L/S Rds(on) : 13mohm 15.8mohm

Mode	Level	+0.6VSP	VTTREF_1.2V
S5	L	off	off
S3	L	off	on
S0	H	on	on

Note: S3 - sleep ; S5 - power off

$R_{ILIMIT} = I_{LIMIT} \times R_{on} / 10\mu A$   
 where  $R_{ILIMIT} = PR201 = 20.5K$ ,  $R_{on} = 15.8m$   
 $\Rightarrow I_{LIMIT} = 15A$


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title	PWR-1.2VP/0.6VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-E992P
				Date	Tuesday, July 25, 2017
				Sheet	62 of 62



Input Current:0.42A

$2.5 \times 0.428 = 1.07W$

$1.07 / 0.85 / 3 = 0.42A$




Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2015/09/18		Deciphered Date		2016/09/18		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PWR +2.5V MEM	
								Document Number	
								LA-E992P	
								Date: Tuesday, July 25, 2017	

+1VALW  
TDC 4.2805A  
Peak Current 6.115A  
OCP current 9A  
FSW=500KHz  
TYP MAX  
DCR: 6.7mohm 7.4mohm

IL=1.9A@19.5V  
ripple=7.3mV@19.5V


④ PJP12  
JUMP 43X118



The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high.


! PWR.Plane.Regulator(35.25), Support component(35.26)

Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2015/09/18	Deciphered Date	2016/09/18	Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-+1VALWP				
				Document Number				Rev
				LA-E991P				0/30
Date:		Tuesday, July 25, 2017		Sheet	64	of	77	



$$1.8 \times 1.289 / 0.85 / 12V = 0.227A$$


Input 0.7A



# Eletro-X








layout 上：請將 RSEN1 ~ 4  
放靠近 Controller.

$$F_{sw}=300\text{kHz}$$

## 請教AUTO PHASE的設定


Cold Boot = 4-phase  
Warm Boot = 4-phase







Input Current: 2.074A  
 $1.35V \times 15.67A / 0.85 / 12V = 2.074A$



**N17E-G2/-G1 MAX-Q:**  
**P0: 400MHz, FBVDD=1.55V/1.50V**  
**P2: 3802MHz, FBVDD=1.55V/1.50V**  
**P3: 3003MHz, FBVDD=1.35V**  
**P5: 810MHz, FBVDD=1.35V**  
**Idle (P8) : 405MHz, FBVDD=1.35V**

---

If MEM\_VDD\_CTL high:  
 Ra=47.5Kohm, Rb=10.5Kohm  
 Ra/Rb = 8.599kohm  
 $V_{out} = 0.704 * (1 + (9.76/8.599)) = 1.503V$

If MEM\_VDD\_CTL low:  
 $V_{out} = 0.704 * (1 + (9.76/10.5)) = 1.358V$


---

If MEM\_VDD\_CTL high:  
 Ra=35.7Kohm, Rb=10.5Kohm  
 Ra/Rb = 8.114kohm  
 $V_{out} = 0.704 * (1 + (9.76/8.114)) = 1.5508V$


If MEM\_VDD\_CTL low:  
 $V_{out} = 0.704 * (1 + (9.76/10.5)) = 1.358V$

BOM config	GPU type	VRAM memory	VRAM vender	RVL	PR809	PR812	PR807
X76733331L07	N17E-G1 MAXQ	256Mx32	Samsung	1.35V & 1.55V	10.5K	35.7K	9.76K
X76733331L08	N17E-G1 MAXQ	256Mx32	Hynix	1.35V & 1.55V	10.5K	35.7K	9.76K
X76733331L09	N17E-G1 MAXQ	256Mx32	Micron	1.35V & 1.5V	10.5K	47.5K	9.76K

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/2/11	Deciphered Date	2014/2/11	Title	PWR-1.35VRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
					LA-E992P
Date	Tuesday, July 25, 2017	Sheet	69	Total	72




Security Classification	Compal Secret Data	Issued Date	2016/01/08	Designed Date	2017/01/08	Title	Compal Electronics, Inc.
659	Document Number	LA-E992P	Page	71	of	77	




Input Current: 7A  
1.5V\*47.6A/0.85/12V=7

+VCC\_CORE  
TDC PL2 :50A  
Peak Current 70A  
OCP Current 82A  
DCR 0.66mohm +/-7%  
Load Line 1.8mV/A

TDC PL2 refer to EDS REV1.5




Security Classification	Compal Secret Data	Title	Compal Electronics, Inc.
Issued Date	2016/01/06	Deciphered Date	2017/01/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	PWR_VCORE +VCC_CORE
		Date	Tuesday, July 25, 2017
		Sheet	72 of 77






Input Current: 5.66A  
1.5V\*38.5A/0.85/12V=5.66

+VCC\_GT  
TDC PL2 :25A  
Peak Current 55A  
OCP Current 66A  
DCR 0.66mohm +/-7%  
Load Line 2.65mV/A




PR5211 pin1 要 接到 PR5221 pin2  
PR5222 pin1 要 接到 PR5209 pin2


+VCC\_SA  
TDC PL2 :10A  
Peak Current 11.1A  
OCP Current 13.32A  
DCR 6.2mohm +/-5%  
Load Line 9.1mV/A



Input Current: 0.8A  
1.05V\*7.77A/0.85/12V=0.8




Input Current: 0.358A  
 $0.95 \times 3.85 = 3.6575W$   
 $3.6575 / 0.85 / 12V = 0.358A$



The current limit is set to 6A, 9A or 12A when this pin is pull low, floating or pull high.

**+VCCIO (0.95V)**  
 TDC 3.85 A  
 Peak Current 5.5 A  
 OCP Current 9 A Fix by IC  
 FSW:500KHz  
 TYP MAX  
 DCR 24.0mohm 27.0mohm



**+VCC\_CORE**  
330uF\*1  
220uF\*2  
22uF\*15  
1uF\*6  
.1uF\*15





**+VCCGT**  
470uF\*1  
330uF\*1  
47uF\*9  
22uF\*26  
1uF\*6  
.1uF\*15

**+VCCSA**  
47uF\*3  
22uF\*9  
.1uF\*2

Security Classification	Compal Secret Data		
Issued Date	2016/01/06	Deciphered Date	2017/01/06
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPANY DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title		Compal Electronics, Inc.	
Document Number		PWR_CPU DECOUPLING	
Date		Tuesday, July 25, 2017	
Sheet		75 of 77	





+NVVDD  
470uF X 1  
330uF X 2  
47uF\_0805 X 3  
22uF\_0805 X 4  
10uF\_0603X 15  
1uF\_0402 X 65



## Version Change List ( P. I. R. List )

Page 1

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	60	CHARGER	2017/01/09	Compal_PWR	Modify ILMT.	1. Change PR714 from 20K(Ω) Ohm to 20K Ohm. 2. Change PR715 from 1.17K(Ω) Ohm to 5.76K Ohm	0.1
2	69	+1.35VRAM	2017/01/09	Compal_PWR	For BOM control	1. Add PR812 of 35.7k Ohm for S6G0 2. Add PR812 of 35.7k Ohm for H6G0 3. Add PR812 of 47.5k Ohm for M6G0	0.1
3	65	+1.8VGSP	2017/01/09	Compal_PWR	For EE request to add capacitor for avoiding noise	1. Change PC18V09 form 0.1u(Ω)F to 0.1uF.	0.1
4	61,64	+3/+5VALWP & +1VALWP	2017/02/13	Compal_PWR	Avoid to use Samsung Capcitor in common part, change to independent P/N.	1. Change PC103,PC104,PC301,PC302,PC307,PC308 from SE000000QK00 to SE000000QK0L	0.1
5	67	VGA_UP9511	2017/02/17	Compal_PWR	Avoid 5VCC leakage issue, so we amplify the divider resistance	1. Change PR6000 form 10K Ohm to 100K Ohm 2. Change PR6006 from 91K Ohm to 910K Ohm	0.1
6	59	DCIN / BATT CONN /OTP	2017/02/22	Compal_PWR	Follow EE's request,use the same part with EE.	1. Change PQ6 from SB000000DH00 to SB000000ZU00 2. Change PQ7 from SB000000I700 to SB000000ZU00	0.1
7	59,60	DCIN / BATT CONN /OTP & Charger	2017/03/02	Compal_PWR	Follow Dell &EC request,change I_ADAP 's net name.	1. Change net name from I_ADAP to I_ADAP_R	0.1
8	60	Charger	2017/03/03	Compal_PWR	Before EC program,AC_DIS is floating. Avoid the siganal forcing PQ708 open quickly, add pull down resistor on AC_DIS signal.	1. add PR734 100K Ohm on siganal AC_DIS	0.1
9	66	+1.0VS_VGA	2017/03/03	Compal_PWR	Follow EE's request,change enable siganl.	1. Change net name from NVVDD1_EN to PEX_VDD_EN.	0.1
10	60	Charger	2017/03/06	Compal_PWR	Follow sourcer request,change PD part.	1. Change PD700 from SCS000005400 to SCS000003800.	0.1
11	69	+1.35VRAM	2017/03/07	Compal_PWR	The VRAM voltage will switch between 1.5V and 1.35V, there will be a overshoot voltage.To solve this issue, we add 1K ohm and 47nF.	1. Change PR810 from 0 ohm to 1K ohm 2. add 47nF PC813 from PQ802 gate to source.	0.1
12	65	+1.8VGSP	2017/03/14	Compal_PWR	Follow EE's request,modify output voltage to solve 1.8VS drop test.	1. Change PR18V02 from 20K ohm to 20.5K ohm	0.1
13	61	+3/+5VALWP	2017/03/14	Compal_PWR	Follow EE's request,modify output voltage to solve TypeC VBUS drop test.	1. Change PR301 from 15K ohm to 15.4K ohm	0.1
14	69	+1.35VRAM	2017/03/14	Compal_PWR	The VRAM voltage will switch between 1.5V and 1.35V, there will be a overshoot voltage.To solve this issue, we add 49.9 ohm and 1.5nF.	1. add PC814 and PR815 parallel with PR807.	0.1
15	69	+1.35VRAM	2017/03/14	Compal_PWR	Avoid the mos PQ802 won't open,so we change the lower Vth 's Mos (Vth=1.5V)	1.Change PQ802 from SB000000ST00 to SB000000T000.	0.1
16	59	DCIN / BATT CONN /OTP	2017/03/16	Compal_PWR	Dell request us to change PD1 's position.	1.Change PD1's Pin2 from PSID-0 to PSID.	0.1
17	71	VCORE-ISL95829	2017/03/20	Compal_PWR	After CPU VRTT Test,we tune some resistor&capcitor.	1. Change PR5041 from 267 ohm to 287 ohm. 2. Change PC5031 from 4700 pF to 2200 pF. 3. Change PR5051 from 4.87K ohm to 3.65K ohm. 4. Change PC5034 from 470 pF to 100 pF. 5. Change PC5018 from 33 nF to 68 pF.	0.1
18	69	+1.35VRAM	2017/03/23	Compal_PWR	Because FBVDDQ transient noise issue,so we follow EE's request,remove 220uF*1 output cap.	1. Change PC811 220uF to 220uF(Ω)	0.1

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NOTE
				LA-E992P
				Date: Tuesday, July 25, 2017
				Sheet 76 of 77

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	73	VCORE_+VCCGT_+VCCSA	2017/05/05	Compal_PWR	Because VCCSA's Choke DCR value would impact VRTT test result, so we choose SH000015M00 and SH000015P00 with same DCR value as main and 2nd source.	1. Change PL5203 from SH00000T500 to SH000015M00.	0.2
2	61	+3VALWP	2017/05/08	Compal_PWR	Modify +3VALWP OCP resistor.	1. Change PR304 from 8.87K ohm to 6.19K ohm.	0.2
3	69	+1.35VRAM	2017/05/08	Compal_PWR	Modify +1.35VRAM OCP resistor.	1. Change PR802 from 30.9K ohm to 42.2K ohm.	0.2
4	71	VCORE_ISL95829	2017/05/08	Compal_PWR	Modify VCCSA IMON resistor.	1. Change PR5024 from 1.27K ohm to 1.1K ohm.	0.2
5	59	DCIN	2017/05/08	Compal_PWR	Because DC-IN Cable is hard to plug and pull, we change dc-in beed from 2 pcs to 3 pcs.	1. Change PL1/PL2 from SM010008E10 to SM01000C000. 2. Add PL6=SM01000C000.	0.2
6	59	DCIN	2017/05/10	Compal_PWR	Adjust the battery unplug proshot delay time.	1. Change PC12 from 1uF to 0.1uF.	0.2
7	59	DCIN / BATT CONN / OTP	2017/05/11	Compal_PWR	Add another circuit to pull down the GPU power level.	1. Add PC16 0.1uF 2. Add PQ9=SB000000ST00. 3. Add PR34 0 ohm. 4. Add PR35 100Kohm.	0.2
8	59~74	All page	2017/06/22	Compal_PWR	For schematic cost down	1.Change PR721,PR706,PR723,PR730,PR733,PR6069,PR315,PR6051,PR6070,PR6035,PR5028,PR814,PR5011,PR6021,PR6018,PR101,PR103,PR5129,PR5213,PR705,PR732,PR5117,PR6026,PR5006,PR5102,PR731,PR5023,PR6060,PR727,PR6041,PR6045,PR5202,PR5215,PR4007,PR5020,PR5114,PR4003,PR5000,PR5005,PR5008,PR5224,PR5204,PR312,PR4010,PR5223,PR5009,PR5104,PR10V4,PR24,PR18V00,PR209,PR311,PR25,PR5126,PR211,PR25V00,PR18V07,PR6053,PR34 from 0 ohm to shortpad.	1.0
9	69	+1.35VRAM	2017/06/22	Compal_PWR	The VRAM voltage will switch between 1.5V and 1.35V, there will be a overshoot voltage.To solve this issue, we add 49.9 ohm and 820pF.	1. add PC814 and PR815 parallel with PR807.	1.0
10	69	+1.35VRAM	2017/07/11	Compal_PWR	Modify OCP resistor.	1.Change from 42.2Kohm to 30.9Kohm.	1.0
11	61	+5VALWP	2017/07/11	Compal_PWR	Modify OCP resistor.	1.Change from 16.5Kohm to 10.5Kohm.	1.0
12				Compal_PWR			
13				Compal_PWR			
14				Compal_PWR			
15				Compal_PWR			
16				Compal_PWR			
17				Compal_PWR			

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/02	Deciphered Date	2013/10/28	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				NOTE
Size				Document Number
				LA-E992P
Date: Tuesday, July 25, 2017				Sheet 77 of 77